



دانشگاه صنعتی امیرکبیر

دانشکده مهندسی برق

طراحی مدارهای VLSI

فصل هفتم: مدار های ترتیبی

بخش دوم : مدار های ترتیبی پویا


مجید شالچیان

□ رجیستر های ایستا


- حالت را تا زمانیکه منبع تغذیه روشن است نگهداری می کنند.
- مبتنی بر وجود حلقه فیدبک مثبت بین خروجی و ورودی عمل می کنند.
- وقتی تغییرات سیگنال چندان سریع نیست می توان با clock gating توان را کم کرد.

□ رجیستر های پویا

- حالت در خازنهای پارازیتی ذخیره می شود.
- برای زمان های بسیار کوتاه (میلی ثانیه) حالت را ذخیره می کنند.
- نیاز به بازسازی متناوب سیگنال دارند (Refresh)
- معمولا ساده تر دارای سرعت بالاتر و مصرف توان کمتر هستند.




Review: System Timing Constraints




$$t_{cdreg} + t_{cdlogic} \geq t_{hold}$$


$$T \geq t_{c-q} + t_{plogic} + t_{su}$$

Static




Dynamic (charge-based)





master transparent
slave hold





master hold
slave transparent

$$t_{su} = t_{pd_tx}$$

$$t_{hold} = \text{zero}$$

$$t_{c-q} = 2 t_{pd_inv} + t_{pd_tx}$$




0-0 overlap race condition


$$t_{\text{overlap}0-0} < t_{T1} + t_{I1} + t_{T2}$$

1-1 overlap race condition

$$t_{\text{overlap}1-1} < t_{\text{hold}}$$




master transparent
slave hold



master hold
slave transparent


- ❑ Robustness considerations limit the use of dynamic FF's
 - coupling between signal nets and internal storage nodes can inject significant noise and destroy the FF state
 - leakage currents cause state to leak away with time
 - internal dynamic nodes don't track fluctuations in V_{DD} that reduces noise margins
- ❑ A simple fix is to make the circuit **pseudostatic**




- ❑ Add above logic added to all dynamic latches

C²MOS (Clocked CMOS) ET Flipflop

□ A clock-skew insensitive FF






master transparent
slave hold






master hold
slave transparent

C²MOS FF 0-0 Overlap Case

- ❑ Clock-skew insensitive as long as the rise and fall times of the clock edges are sufficiently small






1-1 overlap constraint



$$t_{\text{overlap1-1}} < t_{\text{hold}}$$

C²MOS Transient Response



For a
0.1 ns clock

For a
3 ns clock
(race condition
exists)




| Clock Period | Adder | Absolute Value | Logarithm |
|--------------|-------------|----------------|-------------------|
| 1 | $a_1 + b_1$ | | |
| 2 | $a_2 + b_2$ | $ a_1 + b_1 $ | |
| 3 | $a_3 + b_3$ | $ a_2 + b_2 $ | $\log(a_1 + b_1)$ |
| 4 | $a_4 + b_4$ | $ a_3 + b_3 $ | $\log(a_2 + b_2)$ |
| 5 | $a_5 + b_5$ | $ a_4 + b_4 $ | $\log(a_3 + b_3)$ |



Operation modes for NORA logic modules.


| | <i>CLK</i> block | | <i>CLK</i> block | |
|----------------|------------------|----------|------------------|----------|
| | Logic | Latch | Logic | Latch |
| <i>CLK</i> = 0 | Precharge | Hold | Evaluate | Evaluate |
| <i>CLK</i> = 1 | Evaluate | Evaluate | Precharge | Hold |

Negative Latch




hold when $\text{clk} = 1$
transparent when $\text{clk} = 0$


Positive Latch




transparent when $\text{clk} = 1$
hold when $\text{clk} = 0$




master transparent
slave hold



master hold
slave transparent




master transparent
slave hold



master hold
slave transparent

Sizing Issues in Simplified TSPC ET FF



Transistor sizing

Original width

$M_4, M_5 = 0.5\mu\text{m}$


$M_7, M_8 = 2\mu\text{m}$

Modified width

$M_4, M_5 = 1\mu\text{m}$

$M_7, M_8 = 1\mu\text{m}$


Positive Latch



transparent when $\text{clk} = 1$
hold when $\text{clk} = 0$



$$\text{When } \text{In} = 0, A = V_{DD} - V_{Tn}$$

Negative Latch




hold when $\text{clk} = 1$
transparent when $\text{clk} = 0$

$$\text{When } \text{In} = 1, A = |V_{Tp}|$$




- ❑ Pulse registers - a short pulse (**glitch clock**) is generated locally from the rising (or falling) edge of the system clock and is used as the clock input to the flipflop
 - race conditions are avoided by keeping the transparent mode time very short (during the pulse only)
 - advantage is reduced clock load; disadvantage is substantial increase in verification complexity





Sense Amp FF (StrongArm SA100)

- ❑ Sense amplifier (circuits that accept small swing input signals and amplify them to full rail-to-rail signals) flipflops
 - advantages are reduced clock load and that it can be used as a receiver for reduced swing differential buses



Flipflop Comparison Chart

| Name | Type | #clk Id | #tr | $t_{\text{set-up}}$ | t_{hold} | t_{pFF} |
|--------------------|-----------|---------------|-----|-------------------------------------|-------------------|-------------------------------------|
| Mux | Static | 8 (clk-!clk) | 20 | $3t_{\text{pinv}} + t_{\text{ptx}}$ | 0 | $t_{\text{pinv}} + t_{\text{ptx}}$ |
| PowerPC | Static | 8 (clk-!clk) | 16 | | | |
| 2-phase | Ps-Static | 8 (clk1-clk2) | 16 | | | |
| T-gate | Dynamic | 4 (clk-!clk) | 8 | t_{ptx} | $t_{\text{o1-1}}$ | $2t_{\text{pinv}} + t_{\text{ptx}}$ |
| C ² MOS | Dynamic | 4 (clk-!clk) | 8 | | | |
| TSPC | Dynamic | 4 (clk) | 11 | t_{pinv} | t_{pinv} | $3t_{\text{pinv}}$ |
| S-O TSPC | Dynamic | 2 (clk) | 10 | | | |
| AMD K6 | Dynamic | 5 (clk) | 19 | | | |
| SA 100 | SenseAmp | 3 (clk) | 20 | | | |

- ❑ Choosing the right clocking scheme affects the functionality, speed, and power of a circuit
- ❑ Two-phase designs
 - + robust and conceptually simple
 - - need to generate and route two clock signals
 - - have to design to accommodate possible skew between the two clock signals
- ❑ Single phase designs
 - + only need to generate and route one clock signal
 - + supported by most automated design methodologies
 - + don't have to worry about skew between the two clocks
 - - have to have guaranteed slopes on the clock edges